Espressif Systems /ESP32 /DPORT /CACHE_IA_INT_EN

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as CACHE_IA_INT_EN

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0CACHE_IA_INT_EN

Fields

CACHE_IA_INT_APP_DROM0

APP CPU invalid access to DROM0 when cache is disabled

CACHE_IA_INT_EN

Interrupt enable bits for various invalid cache access reasons

CACHE_IA_INT_APP_IRAM0

APP CPU invalid access to IRAM0 when cache is disabled

CACHE_IA_INT_APP_IRAM1

APP CPU invalid access to IRAM1 when cache is disabled

CACHE_IA_INT_APP_IROM0

APP CPU invalid access to IROM0 when cache is disabled

CACHE_IA_INT_APP_DRAM1

APP CPU invalid access to DRAM1 when cache is disabled

CACHE_IA_INT_APP_OPPOSITE

APP CPU invalid access to APP CPU cache when cache disabled

CACHE_IA_INT_PRO_DROM0

PRO CPU invalid access to DROM0 when cache is disabled

CACHE_IA_INT_PRO_IRAM0

PRO CPU invalid access to IRAM0 when cache is disabled

CACHE_IA_INT_PRO_IRAM1

PRO CPU invalid access to IRAM1 when cache is disabled

CACHE_IA_INT_PRO_IROM0

PRO CPU invalid access to IROM0 when cache is disabled

CACHE_IA_INT_PRO_DRAM1

PRO CPU invalid access to DRAM1 when cache is disabled

CACHE_IA_INT_PRO_OPPOSITE

PRO CPU invalid access to APP CPU cache when cache disabled

Links

() ()